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ABSTRACT
A new algorithm for test-vector-generation (TVG) for combinational circuits has been presented
for testing VLSI chips. This is done by defining a suitable metric or distance, in the space of all input
vectors, between a vector and a Set of vectors. The test vectors are generated by suitably maximising
the above distance. Two different methods of maximising the distance are suggested. Performances
of the two methods for different circuits are presented and compared with the random method of
TVG. It was observed that method B is superior to the other two methods. Also, method A is slightly
better than method R.
INTRODUCTION each line interconnecting any two gates can be assumed
to be either stuck-at-zero (s-a-O) or stuck-at-one (s-a-l ).
If there are n such lines in a circuit, the total number
of possible faults are 3n-l (including the dont-care
condition). This is very large number in most cases, and
hence the model is usually restricted to single s-a-fs,
which are then 2n in number .
Advances in semiconductor and miniaturisation
technologies have given birth to very large scale
integrated (VLSI) circuits which form the basis of most
of the chips in the present day computing systems. Also,
most of the recent application specific integrated circuits
(ASICs) fall within the VLSI category.
This has led to a proliferation of ideas, methodo-
logies and processes in VLSI circuit design and
f~bncationl. Especiallyon the software front, some of
the cbncepts involved are2.3 : description and modelling
of. faults, ~imulation techniques for design verification,
simulation of faults, test-vector-generation techniques
for fault detection, etc.
Haviqg modelled a given fault, it is necessary to
detect that fault by giving a suitable input pattern to
the circuit. This suitable pattern is called a test-vector
(TV). A TV is an input pattern which gives different
outputs for the fault-free circuit and the faulty circuit,
and hence detects that fault. One TV may, of course,
detect more than one fault in a circuit. It is desirable
-!9 generate a set of TV's Which will detect as many
faults as possible. The process of generating the required
TV's is called test-vector-generation (TVG)'. Hence, it
is necessary to have a very efficient TVG package which
-
will generate the TV's in as minimal a time as is possible.
The key ideas involving TVG are illustrated in
Sec. 2. Section 3 gives the basic idea involving a new
algorithm via, a metric in the space of input vectors.
Two methods of TVG based on the algorithm given in
Faults in circuits can t ~ of various types: oxide and
metal layer defects, contamination, contact and
interconnect defects, corrosion, metal failures, etc.
Many of these faults can be modelled for transistors,
gates or functional levels4. At present, gate level fault
modelling has been found to be adequate, detailed, and
yet tr'ictable, for very large circuits.
The most popular fault model in gate level
simulation is the stuck-at-fault (s-a-f) model5, where
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Sec. 3 are presented in Sec. 4. Section 5 describes the
implementation of tl1e new. methods, as also the
performance results for various circuits. Discussion and
conclusions are given in Sec. 6.
TEST- VECTOR-GENERA TION2.
which is fully deterministic. In this local category
of TVG, a particular fault is identified and a
method is set up to gcncrate a vector to c~tch that
fault (unlike in the global case where a vector is
first generated and the various faults it catches are
then determined). This involves some of the well;
established techniques, such as path-sensitisation.
justification, back-tracking, incorporation of
testability analysis, etc. Some of the standard
algorithms used are D-algorithm, PODEM, etc.
The basic idea involving a new search algorithm in
the global category is given in the next section, ,
3. NEW SEARCH ALGORITHM V}A A METRIC
In tll" 61obal TVG scenario, a new vector is either
generated randomly or by invoking some heuristic
principle. The basic aim of the heuristic. principle
adopted in this paper is to (ind input vectors which are
as far from each other as possible, i.e. to explore in the
space of all input vectors. as wide an area as possible .
Hopefully, this scheme will yield TV's which are
representative of a very diverse set of possible TV's,
thereby yielding a very high f-c for small number of
vectors .
Let ( V}J be the set of J number of TV's generated
up to a given instant. It is then desirable to generate
the next vector V new' which is farthest from the given
set of points representing the alreadx generated vectors
(V)J. This can be quantified as follows.
Let the total number of primary inputs be m. Then
there are 2 m possible combinations of inputs where each
input vector V can be thought of as a binary
m-tuple, e.g.,
V=(b1b2 bm) with b;=Oorl; i=I m (2)
Thc test-vector-g~neration (TVG) is one of the kcy
issues in the dcsign and manufacture of chips. Basically,
it involves finding a set of input patterns ( called
test-vectors) to the circuit which gives diffcrcnt outputs
for fault-free and faulty cases. This is accomplishe:d by
using a fault-simulator which, for a given TV , finds out
all single s-a-fs which are detccted by the TV out of all
possible simulated faults.
Naturally, a quantity to define is the fault-coverage
(f-c) given by
1 ()() x no. of faults detected
.,,- --~ -
total no. of simulated faults
(I=
Thus, the different possible inputs can be thought of as
the different vertices of an m-dimensional hypercube
Hm and can be represented as a set ( V)m where
(V)m=V;; V;=VectorofHm; i=I, 2m (3)
Let each member of ( V)J has a representation as
given in Eqn (2) ,
VI = (bll, b12, b\m)
V;=(bil'bi2' bim) (4)
VJ = (bJI' bn, bJm)
As mentioned in the introduction, the most popular
fault~model, which is representative of the majority of
possible physical faults aftei manufacture, is the s-a-f
model at the gate level. The primary aim of any good
TVG package is to generate vectors in minimal time
giving maximal f-c.
In principle, one can always generate an exhaustive
set of all possible vectors that can be fed into a circuit.
For example, given a circuit with m primary inputs, the
total number of all possible inputs is 2m. But for typical
pin number, like m = 100 (or more), the total number
of vectors is 21°0, which is astronomical. It is thus
desirable to cleverly and quickly generate a subset of
all the possible vectors, which nevertheless gives as high
a f-c as possible. This entails finding suitable algorithms
to reduce the search space of vectors, and this is the
basic philosophy behind the various TVG schemes.
The TVG philosophy can be broadly classified into
two parts: global and local:
(i) The glot.!1 approach aims at finding
quick/hl'.'-!ri~tic means ofTVG which mostly adopt
random or ciher pseudo-random techniques to
generate vectors and are usually used for.reaching
a f-c of about 75-85 per cent in the shortest possible
time.
(ii) Generating vectors for the remaining 15-25 per
cent of f-c is very difficult and requires an approach where each b;f is either O or 1
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We define the centre-of-mass of this set ( V)J as a
vector ~ where
I.
2.
3
(5)(
-m
3
( \l)j -Initial seed vectors.
Estimate (f-ch
While (f-c)j < (Required value)
begin
Repeat
find V new such that D{ ( \l)j. V
Until { V new E (\1)j}
Estimate (f-c)new.
If { (f-c)new > (f-ch }
begin
(\1)j-(\1)j + (\1)ncw
(f-c)j -(f-c)ncw
end
else
go to step 3. 1.
end
\l)j is the required set ofTVs.
} is maximum(6) newmI=
3.2
3.3
4
4. DIFFERENT METHODS FOR MAXIMISING
D{ ( V)}, ( V next) }
Two methods of maximising D or equivalently, for
finding a vector farthest from a set of vectors, aredescribed in the following: ,
J J= I
Obviously O :5 c: :5 1 and the single vector ~m can be
thought of as a hypothetical point within ~ and to be
representative of the entire set ( \l)J. Let the
representation of the next vector under consideration be
Vpext = (nl' n2' nm)
where n; = O or 1; i ,= 1 ...m (7)
The desired algorithm can be realised by defining a
suitable metric or equivalently a distance D, in the space
of input vectors (i.e., on ~) between a vector Vnexl
(i.e., a point on Hm} and a set of vectors (\1)J (i.e., a
set of points on Hm represented by ( \l)J. ( \l)pew is then
that ( \l)Pext obtained by maximising the above distance
D. This can be done as follows:
The distance D{ ( \l)J' V next } between the set of
vectors ( \l)J and the vector V next is defined as follows:
D{(\1)J'Vnext}=d(v;m,Vnex,) (8)
where d is the normal Euclidean measure on Hm thought
of as embedded in the m-dimensional Euclidean space
R~, i.e.,
4.1 Method A
Let ( V)J be a given set of TV's at any instant yielding
a fault-coverage (f-c)Jo Of the remaining set of vectors,
Vrem = {all possible vectors- (V)J} on the hypercube
Hm' choose a vector Vnerr at random and check if,
m
(9)
It is obvious that D satisfies all properties ofa distance D{(V)J, Vncxt} ~Thresholddistance 10)
(The threshold distance is chosen by the user). If yes,
then Vnext is a candidate for V new. If no, then choose
from V rem another vector at random and check if
eqn. (10) is satisfied. Repeat till a candidate Vnew is
found. This is basically a greedy search technique where
from the set V rem' the first vector encountered which is
farther from ( V)J by a critical value is chosen as V new.
On the other hand, systematically searching through all
the vectors in Vrem = 2m -( \l)J (for m > 50 and
( V)J = 100 to 10,000) to find the vector farthest from
( \l)J would be very time consuming and hence the
greedy search technique is resorted to.
The pseudo-code for the complete TVG algorithm is as
follows:
A new vector V ~w is chosen as that next vector V ~xr
which maximises the above distance D, i.e., D{(Y)J,
V ~xI } is maximum for the given ( Y)J "
The idea of finding a vector farthest from a set of
"
vectors, will be used to find the test vectors"~s follows:
In any iteration, let ( Y)J be the set of v~ctors already
generated, leading to a fault-coverageoftf-c)J" Choose
V ~w (as suggested above) such that it is the farthest
from'V J " If V increases (f-c) J ' then include V in
~w ncw
( Y)J to get ( Y)J + I = ( Y)J + V ncw and repeat the process"
If (f-c)J is not increased, then choose the next farthest
vector and repeat the process.
The pseudo-code for the general scheme of TVG is
given as follows: V)J +-lnitiaJ seed vectors
257
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If vJin happens to belong to ( V)J. then suitably
gcnerate vectors which arc unit Hamming distiince
from vJin. Each onc of these is a candidate for
V , .nt:x
(iv)2.
3
random1y3.1
v) In the event of all the neighbours of v;in belonging
to the already generated set( V)J' then V ncxr is
generated randomly as suggested in A. Having
chosen VncW' check if it inl.reases (f"c)J. If yes,
include Vncw in (V)J. If no; then choose another
v. This method does notinvol...e: (a) randoml ynl.W
generating vectors from V,cm = 2m- (V)J' and(b)
checking for th~ threshold value condition. as
suggested in A.
The pseudo-code of B is given in the following :
I. ( V)J -Initial seed vectors.
2. Estimate (f-c)J
3~ While «f-ch< Required value)
begin
3.1 Compute centre of mass (cm) in binary form
V bin
J
3.2 Find complement of cm VJin as next probable
vector
3.2.0 If (the next probable vector ( V)J
begin
Compute (f-c)ncw
3.2.1 If{(f-c)ncw>(f-ch}
begin
(V)J -(V)J + VJin
(f-c)j +-(f-c)ncw
go to 3.1
end
else
go to 3.2.2
end
else
begin
3.2.2 If all I-neighbours not exhausted
begin
Generate a I-neighbour
go to step 3.2.0
end
else
Randomly generate next vector
end
4. ( V)J is the required set ofTVs.
3.2
3.3
Estimate (f-c)}
While (f-c)j < (Required value)
begin
Find ~ from ( Y)j
Generate a vector Vnexr from Vrem
If{d(V)Jm, Vnexr} >Threshold)
begin
Remove V nexrfromV rem
end
Estimate (f-c)new
If {(f-c)new > (f-ch} .
begin
(Y)} +- ( Y)j + ( V new)
(f-c)j +-(f-c)new
end
else
go to step 3.1.
end
( V)j is the required setofTVs.4
4.2 Method B
A more deterministic method can be set up to find
the vector farthest from a set of vectors ( V)J.
(i) Compute vr from ( V)J as given in Eqns. (5) and
(6). Obviously each coordinate c: of VJm as
defined in Eqn (6) is a fraction between O and I.
(ii) Convert v;minto a binary vector V:iflas follows.
V~fI = (b1, b2, bm)
where 0 ~ Ci < 0.5 => b; = 0,
c, = 0.5 => b, = 0 or 1,
I I
with equal probability
0.5 < Ci ~ 1.0 => bi = 1
fori=l m (II)
Thus, we generate a binary vector v:in from v]cm,
where the components of the m-tuple v:in will be either
O or 1. Hence V:in will be one of the vertices of Hm. It
physically denotes that vertex of Hm which is closest to
the centre-of-mass of ( V)].
(iii) It is then obvious tha.~, since v:in is a
representative of the set ( V)], the complement of
v:in, denot~d by v:in, will denote the vector which
is farthest from ~ i.e. D{(V)J, V:i, is
maximum.
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32-bit logic;
02
o
01
This core is repeated 32 times for
operation.
The O;'s are
Operation 04 03
AND () O
OR O 1
XOR O 1
NOT(X) 1 0
NOR O O
X NOR 0 O
NAND O 1
0
0
5. IMPLEMENT A TION AND PERfo'OR;MANCE
RESULTS
Some preliminary investigations of A and B
described above were carried out to gene~r.\te TV.s for
different circuits having different function:alities. These
circuits for (A) are: some of the blocks of processors
designed at ANURAG (where many VLSI chips
required by the various DRDO laboratories are being
designed). and for (B): the ISCAS'85 benchmark
circuits, and may be taken as representatives of their
class.
Brief descriptions of the circuits follow:
5.1 ANl:RAG Designed Circuits
(a) Opcode decoder
Decodes the opcode in an assembly instruction. The
input is a 13-bit instruction:
inst (31:25).
inst (23:22).
The circuit is shown in Fig. 3.
(d) Sign-e.\"tensio1l logic
This block extends sign hit from the specified bit
positions: (7,9.11,13, 15.23).
The inputs are:
D(31:0) (32-bitdata)
87,89,...823 (sigIJbitposition)
are signals showing the
1rcuit is shown in Fig. 1.
oftypeThe output
ruction. The
The output is
DO(O:31
The circuit is shown in
(32-bit sign-extended data
addition and
d cases. The
(I» ,4dder-subtractor
This is a 32-bit block performing
subtraction for both signed and unsigne
inputs to the block are:
a(:
h(:
cJr
W
W
as
(operand I)
{operand 2)
(carry-in)
(O=unsigned, I =s~&ned)
(O=without carry ,!~with carry)
(O=addition, 1 =su~traction).
"he outputs ar~
~(J 1 :0) (sum)
( carry-out )
( overflow flag)
(negativc flag)
(zcro flag).
To assess the performances of A and B, they were
compared with lV's generated by the random method
(R). In R, each input vector V new is generated randomly
and completely independellt of the previous vectors
generated so far. It represents picking any point on the
hypercube Hm with equal probability. It is desirable
that A and B yield better performances than R. The
results of the analysis on the various circuits using R,
A and B are" presented in Table I.
In :rable I, we give the circuit name, number of
testable faults, which can he detected by fault-simulator ,
the number ~t-yectors generated or tried ( the set V new) ,
the number of vectors selected out of V whichnew
increase the f-c (the f-c after saturation) i.e., when it
plateaued out. These figurcs are prcscnted for A, B
and R.
it is shown inht: ( 19
(c) LoKica/ unit
This hlock perf()rms all logical
(eg. AND. OR.). The core implements.1
Boolean cxpression :
Rcsult(1-hit) = XOR(O3,NAND
NAND (NANO()
opcr£ltions
the following
'ablcIt can be seen f r()m lhl
A and R in differcnl W;j
that 13 is supcrior
to
(a)
NANI)(Y ,X
,!04),!X,O2) I:or all the circuits, the f-c ohtained from B is
greater than those ()htaillcd fr()m A and R (For
the sign-extensjon logic, the f-c from B was equal
to the f-c from 1{ and greater than f-c from A).
where
X, Yare inputs, Oj'S arc contr()1 sig
1)peratiol1 t() he performed.
;lls spccifying tht:
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Tabl~ I Performan~ ngum of different method.1 on various circuits
No.of
detectable
faults
Method No. of
vectors
tested
No.of
vectors
selected
Fault
coverage
(0;0 )
Circuit
description
37
26
71
66
64
23
67
23
104
43
26
40
17
15
25
41
14
22
33
17
37
20
11
17
56.59
62.08
75.66
70.M
74.48
76.W
81.47
77.43
92.08
69.93
61.18
69.93
Opcode
decoder
Adder-
subtractor
Logical-unit
Sign-extension
logic
(b) In the case of logical unit, though the vectors
finally selected were almost the same for R and
B, the f-c was much higher for B. Hence B was
able to select a better set of vectors.
.i For the adder-subtractor, not only was the f-c for
B the highest, the number of vectors generated
was the least ( almost one-third of those generated
by A and R). Hence B utilised one-third the system
time.
I For the logical unit, the f-c obtained from B was
greater than 90 per cent.
Hence it can be concluded that B is better than both
A and R.
(c1
results obtained by R on the same circuits, as reported
by Kawai, et af.
It can be seen that
(a) For C 432 C 5350 and C 7550, B yields higher f-c
than R for the similar number of TVs.
(b) In other cases, the f-c obtained by B was higher
than R.
(d) 6. DISCUSSION AND CONCLUSION
A new algorithm has been described for TVG , based
on the concept of a distance of a point on a hypercube
from a given set of points on the hypercube, along with
the idea of maximising the distance. Two alternative
methods A and B for maximising the above distance
were suggested and their performances on different
circuits were compared with the random TVG method
R. It was observed that B is superior to the other two
methods in a variety of ways. Also, A is slightly better
than R.
In B, scope for exploring neighbouring vectors unit
Hamming distance from vfn was incorporated. In
principle, this can be extended to neighbours with larger
Hamming distances, depending on the need. It is
important to point out that for all the circuits analysed
in Table 1, change by unit Hamming distance was
sufficient. That is, all the neighbours unit Hamming
distance from VJin were never exhausted; One of the
above neighbours always succeeded in increasing the
fault-coverage.
It can also be seen from Table 1 that A and R can
be compared as follows:
(i) The f-c is higher from A in half the cases.
(ii) The number of vectors finally selected by A is
less than that selected by R. Hence the selected
vectors are more optimally chosen by A.
(iii) The number of vectors generated by A is always
less than for R. Hence A always utilises less
system time.
Thus A could be said to be slightly better than R.
5.2 ISCAS'85 Benchmark Circuits
The ISCAS'85 circuits are the. now well established
benchmarks for combinational circuits. Method B was
run on the benchmark circuits and compared with the
260
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32 -Bit LOGICAL UNIT
~
OPERATION
A~
NOR
X NOR
NANO
OR
XOR
NOT X
0 (301
s
A
..IRur" :\ 1.(ll:i(al-llllil hlfl(k
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ISCAS'8S benchmark drcultaT.bW 2. Pfrl~ nauru of dlff~nt D)tth0d8
-
McthOd B
.-
Circuit
No or selected
vecton
No of sclected
vectors
Fault coverage
('Yo)
Fault covcragc
( 0;0 )
R8
95
87
85
70
74
77
81
99
83
40
6
22
6
17
32
42
40
23
54
81.1
63.7
77.1
49.0
55.0
70.20
72.6
78.8
98.4
82.4
C432
C499
C88()
CI355
CI~
C2670
C3540
C 5350
C6288
C7550
41
50
41
44
37
48
69
36
36
50
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